FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	ATTY. DOCKET NO. 200312380-1	APPLICATION NO.	CONFIRMATION NO.
	APPLICANT Grebenkemper, John		
	FILING DATE April 9, 2004	GROUP	

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
HW	1A	5,065,284	11-12-1991	Hernandez	
HW	1B	5,246,817	09-21-1993	Shipley, Jr.	
HW	1C	6,444,922 B1	09-03-2003	Kwong	
	1D				
	1E				
	1F				
	1G				
	1H				
	1I				
	1J				
	1K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	1L					
	1M					
	1N					
	1O					
	1P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

HW	1Q	Eric BENEDICT, PCB DESIGN FOR EMI/EMC COMPLIANCE, July 21, 2000, WEMPEC Seminar, pp 0-48.
HW	1R	PCBs, EE6471 (KR), November 12, 2002, pp. 259-286.
HW	1S	PROTO CIRCUIT INC., MULTILAYER PRINTED CIRCUIT BOARD PRIMER.

EXAMINER	DATE CONSIDERED
HGrebenkemper	7/27/06

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	ATTY. DOCKET NO. 200312380-1	APPLICATION NO.	CONFIRMATION NO.
	APPLICANT Grebenkemper, John		
	FILING DATE April 9, 2004	GROUP	

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
	2A				
	2B				
	2C				
	2D				
	2E				
	2F				
	2G				
	2H				
	2I				
	2J				
	2K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	2L					
	2M					
	2N					
	2O					
	2P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

HW	2Q	Mehdi M. MECHAIK, Ph.D., EFFECTS OF PACKAGE STACKUPS ON MICROPROCESSOR PERFORMANCE, pp. 1-7, Computer Aided Engineering & PCB Design Cisco Systems, San Jose, CA.
HW	2R	Minjia XU, Yun JI, Todd H. HUBING, Thomas P. VAN DOREN, James L. DREWNIAK, DEVELOPMENT OF A CLOSED-FORM EXPRESSION FOR THE INPUT IMPEDANCE OF POWER-GROUND PLANE STRUCTURES, IEEE, 2000, PP. 77-82.
HW	2S	John B. HOWARD, PCB DESIGN FOR EMC CONTROL CLOCKS AND POWER PLANES, pp. 5B-1 - 5b-13, IEEE Santa Clara Valley EMC '94.

EXAMINER	DATE CONSIDERED
Hoang Nguyen	7/27/06

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	ATTY. DOCKET NO. 200312380-1	APPLICATION NO.	CONFIRMATION NO.
	APPLICANT Grebenkemper, John		
	FILING DATE April 9, 2004	GROUP	

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
	3A				
	3B				
	3C				
	3D				
	3E				
	3F				
	3G				
	3H				
	3I				
	3J				
	3K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	3L					
	3M					
	3N					
	3O					
	3P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

HLV	3Q	Jason CONG, Patrick H. MADDEN, PERFORMANCE DRIVEN MULTI-LAYER GENERAL AREA ROUTING FOR PCB/MCM DESIGNS, pp. 356-361.
HLV	3R	Jiunn-Nan HWANG, Tzong-Lin WU, COUPLING OF THE GROUND BOUNCE NOISE TO THE SIGNAL TRACE WITH VIA TRANSITION IN PARTITIONED POWER BUS OF PCB, PP. 733-736, IEEE 2002.
HLV	3S	Jun FAN, James L. KNIGHTEN, Norman W. SMITH, Ray ALEXANDER, THE EFFECTS OF SIGNAL LAYER POSITIONS IN MULTI-LAYER PCB DESIGNS, PP. 320-324, IEEE 2002.

EXAMINER	DATE CONSIDERED
Hoang Quyet	7/27/06

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	ATTY. DOCKET NO. 200312380-1	APPLICATION NO.	CONFIRMATION NO.
	APPLICANT Grebenkemper, John		
	FILING DATE April 9, 2004	GROUP	

REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
	4A				
	4B				
	4C				
	4D				
	4E				
	4F				
	4G				
	4H				
	4I				
	4J				
	4K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	4L					
	4M					
	4N					
	4O					
	4P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

HW	4Q	Minjia XU, Todd H. HUBING, Juan CHEN, Thomas P. VAN DOREN, James L. DREWNIAK, Richard E. DUBROFF, POWER-BUS DECOUPLING WITH EMBEDDED CAPACITANCE IN PRINTED CIRCUIT BOARD DESIGN, pp. 22-30, IEEE 2003, Vol. 45, No. 1, Feburary 2003.
HW	4R	Sean MERCER, Ph.D., C. Eng., MINIMIZING RF PCT ELECTROMAGNETIC EMISSIONS, pp. 46, 48, 55-56, www.rfdesign.com, January 1999.
HW	4S	Dallas A. DEAN, SILIENCE IS GOLDEN 8 WAYS TO REDUCE NOISE ON YOUR NEXT PCB, pp. 15-17, CMP Media LLC, January 1999.

EXAMINER	DATE CONSIDERED
[signature]	7/27/06